That is a Exclusive kind of read through cycle implicitly tackled into the interrupt controller, which returns an interrupt vector. The 32-little bit deal with subject is dismissed. One doable implementation is always to generate an interrupt acknowledge cycle on an ISA bus utilizing a PCI/ISA bus bridge. Elective PCI https://nathanlabsadvisory.com/iso-22301-business-continuity/